XiangShan KMHv2：一款开源 RISC-V 内核主频大于 15GHz适用于 SPECCPU2006.pdf

《XiangShan KMHv2：一款开源 RISC-V 内核主频大于 15GHz适用于 SPECCPU2006.pdf》由会员分享，可在线阅读，更多相关《XiangShan KMHv2：一款开源 RISC-V 内核主频大于 15GHz适用于 SPECCPU2006.pdf（22页珍藏版）》请在三个皮匠报告上搜索。

1、XiangShan KMH:An Open Source RISC-V Core with 15/GHz for SPECCPU2006Yungang BaoMay 14th,20252 2OutlinePart I:The XiangShan ProjectPart II:Agile Chip Verification3 3RISC-V Brings New OpportunitiesSource:David Patterson,A New Golden Age for Computer Architecture:History,Challenges,and Opportunities,Au

2、gust 22,2019Prof.David PattersonUC Berkeley4 4The XiangShan ProjectGoal:building an open-source high-performance RISC-V core,which is widely adopted by both the industry and the research communityLinuxv.s.5 5Data collected on May 6,2025One of the most active open-source chip projects6 6Roadmap of Tw

3、o-tier Cores?High performance?Targeting server/data-center segment RVA-23 profile Leading RISC-V feature sets(H/V ext.)Kunminghu(KMH)ArchitectureVersus ARM Neoverse N2?Power/area efficiency?Targeting industry-control segment RVA-20 profile Taped out and testedNanhu(NH)ArchitectureVersus ARM Cortex A

4、76 Industrial-grade arch design and development workflow Highly configurable with agile development methodology Written in Chisel,delivered in both Chisel and Verilog7 7Arch Overview of KMH ArchitectureComparison between Kunminghu&NanhuCompetitiveNeed optimizationHotChips24 8 8WenYuHe(WYH):NoC IP fo

5、r RISC-V server and AI Chips 8 KMHv2+WYHv2 SoC:2/4/8 cores emu/FPGA test(2/4/8 cores emu/FPGA test(passedpassed)，16/32 cores(WIP)，16/32 cores(WIP)NoC mesh already supports multi-flit routing and large data package multicastingWIP：D2D devicesItemsItemsParamsParamsMesh Frequency Mesh Frequency(P&R)(P&

6、R)2.6 GHz2.6 GHz7nm_SS7nm_SSMaximumMaximumBidirectionBidirectionBandwithBandwith3.99TB/s 3.99TB/s 512b512bMesh ScaleMesh Scaleup to 12x12Router DelayRouter Delay2nsRouter AreaRouter Area0.041 mm2Router PowerRouter Power27.8 mWRouter TypeRouter TypeInput buffered Output MuxRouter PortRouter Port4 Dir