《真实系统真实应用-数据中心高性能 RISC-V 的下一个篇章.pdf》由会员分享,可在线阅读,更多相关《真实系统真实应用-数据中心高性能 RISC-V 的下一个篇章.pdf(12页珍藏版)》请在三个皮匠报告上搜索。
1、Real Systems.Real Traction.Bringing High-Performance RISC-V Platforms to LifeBalaji Baktha,CEO,Ventana Micro SystemsRISC-V Europe Summit,Paris 2025Delivers a Full-Scale Compute PlatformSYSTEM IPFEATURE PARITY WITH LEADING CPU ARCHITECTURESHIGH PERFORMANCE CPUHIGH PERFORMANCE CACHE ARCHITECTURELOW LA
2、TENCYCOHERENT NOCR ASSECURITYCHIPLET TECHNOLOGYDOMAIN SPECIFIC ACCELER ATIONGENER ATIVE AISOFTWARE STACK 2Frictionless-Making it easy for customers to adopt RISC-V in their data center applications Ventana-The RISC-V Performance LeaderAI Acceleration is Fragmented RISC-V Unifies It Fragmented Archit
3、ectures Reinvented Software Stacks No Shared Investment No CUDA Alternative Share ISA across CPUs and accelerators Scalable to fit across any AI Tier Common toolchain and compiler infrastructure Ecosystem leverage as industry wide scaleThey All Struggle BecauseRISC-V Enables Ecosystem ScaleTrainingS
4、ignal Processing/Classical MLIntegrated MatrixAttached MatrixVector/Dot ProductAI Workloads Vary Compute Must ScaleBut They All need a Unified FoundationVentana-The RISC-V Performance LeaderFrom Grace Blackwell to Open Compute:Ventana Enables the RISC-V AI SuperchipRISC-V Equivalents to Nvidia Grace
5、 BlackwellCPU+AI Equivalent Using Ventana RISC-VPCle Gen5Blackwell GPU“Grace”Arm CPULPDDR5X16x PCleGen5HBM3 DRAMNVLink/NVLinkNetwork132 Steaming Multiprocessors5th Generation Tensor CoresDDR5UCle D2D InterfacesRV VectorRV MatrixRISC-V Based Veyron E2“RUCA”ChipletsRISC-V Veyron V2 Server CHI-based Co
6、herent On-chip InterconnectPCle Gen5/6IO Hub Base Building Block4Ventana-The RISC-V Performance LeaderTurning Vision into Action:Real-World Execution from Compute to AICloud Compute Server PartnersAI Acceleration Partners5Veyron E2-based“RUCA”AI/HPC AccelerationRISC-V MatrixRISC-V ScalarRISC-V Vecto