20.d2s3-5-RISC-V Summit China 2023 - Enabling compliance test for RISC-V BRS.pdf

1、Enabling compliance test for RISC-V BRSHaiboXuAndrei Warkentin Yin WangIntel ConfidentialDepartment or Event Name2RISC-V Summit China 20232Legal Notices and DisclaimersStatements in this document that refer to future plans or expectations are forward-looking statements.These statements are based on

2、current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements.For more information on the factors that could cause actual results to differ materially,see our most recent earnings release and SEC

3、filings at .All product plans and roadmaps are subject to change without notice.Any forecasts of goods and services needed for Intels operations are provided for discussion purposes only.Intel will have no liability to make any purchase in connection with forecasts published in this document.Code na

4、mes are often used by Intel to identify products,technologies,or services that are in development and usage may change over time.No license(express or implied,by estoppel or otherwise)to any intellectual property rights is granted by this document.Intel Corporation.Intel,the Intel logo,and other Int

5、el marks are trademarks of Intel Corporation or its subsidiaries.Other names and brands may be claimed as the property of others.This document contains information on products and/or processes in development.Intel ConfidentialDepartment or Event Name3RISC-V Summit China 20233Background With the grow

6、ing number of RISC-V implementations,there is a need for a standardized way to ensure interoperability across different RISC-V platforms RISC-V BRS specification defined some requirements(based on SBI/UEFI/ACPI/SMBIOS/DT etc.)for Boot and Runtime services that system software can rely on A complianc